PowerMOS transistor Logic level FET

BUK542-60A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK542	**-60A**	**-60B**	
V_{DS}	Drain-source voltage	60	60	V
I_D	Drain current (DC)	9.2	8.4	A
P_{tot}	Total power dissipation	22	22	W
$R_{DS(ON)}$	Drain-source on-state resistance; V_{GS} = 5 V	0.15	0.18	Ω

PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DS}	Drain-source voltage	-	-	60		V
V_{DGR}	Drain-gate voltage	R_{GS} = 20 kΩ	-	60		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50$ µs	-	20		V
				-60A	**-60B**	
I_D	Drain current (DC)	T_{hs} = 25 ˚C	-	9.2	8.4	A
I_D	Drain current (DC)	T_{hs} = 100 ˚C	-	5.8	5.3	A
I_{DM}	Drain current (pulse peak value)	T_{hs} = 25 ˚C	-	37	33	A
P_{tot}	Total power dissipation	T_{hs} = 25 ˚C	-	22		W
T_{stg}	Storage temperature	-	- 55	150		˚C
T_j	Junction Temperature	-	-	150		˚C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient		-	55	-	K/W

STATIC CHARACTERISTICS

T_{hs} = 25 ˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V; I_D = 0.25 mA	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	V_{DS} = V_{GS}; I_D = 1 mA	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	V_{DS} = 60 V; V_{GS} = 0 V; T_j = 25 ˚C	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	V_{DS} = 60 V; V_{GS} = 0 V; T_j =125 ˚C	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	V_{GS} = ±15 V; V_{DS} = 0 V	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	V_{GS} = 5 V; **BUK542-60A**	-	0.12	0.15	Ω
		I_D = 8.5 A **BUK542-60B**	-	0.15	0.18	Ω

DYNAMIC CHARACTERISTICS

T_{hs} = 25 ˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	V_{DS} = 25 V; I_D = 8.5 A	5	6.7	-	S
C_{iss}	Input capacitance	V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
$t_{d\ on}$	Turn-on delay time	V_{DD} = 30 V; I_D = 3 A;	-	12	18	ns
t_r	Turn-on rise time	V_{GS} = 5 V; R_{GS} = 50 Ω;	-	60	80	ns
$t_{d\ off}$	Turn-off delay time	R_{gen} = 50 Ω	-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION LIMITING VALUE & CHARACTERISTIC

T_{hs} = 25 ˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. ≤ 65% ; clean and dustfree	-		1500	V
C_{isol}	Capacitance from T2 to external heatsink	f = 1 MHz	-	12	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_{hs} = 25 ˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	37	A
V_{SD}	Diode forward voltage	I_F = 9.2 A ; V_{GS} = 0 V	-	1.3	1.7	V
t_{rr}	Reverse recovery time	I_F = 9.2 A; -dI_F/dt = 100 A/μs;	-	60	-	ns
Q_{rr}	Reverse recovery charge	V_{GS} = 0 V; V_R = 30 V	-	0.15	-	μC

AVALANCHE LIMITING VALUE

T_{hs} = 25 ˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	I_D = 14 A ; $V_{DD} \leq$ 25 V ; V_{GS} = 5 V ; R_{GS} = 50 Ω	-	-	30	mJ



Fig.1. Normalised power dissipation.
PD% = 100·P_D/$P_{D\ 25\ ˚C}$ = f(T_{hs})



Fig.3. Safe operating area. T_{hs} = 25 ˚C
I_D & I_{DM} = f(V_{DS}); I_{DM} single pulse; parameter t_p



Fig.2. Normalised continuous drain current.
ID% = 100·I_D/$I_{D\ 25\ ˚C}$ = f(T_{hs}); conditions: $V_{GS} \geq$ 5 V



Fig.4. Transient thermal impedance.
$Z_{th\ j\text{-}hs}$ = f(t); parameter D = t_p/T



Fig.5. Typical output characteristics, T_j = 25 ˚C. $I_D = f(V_{DS})$; parameter V_{GS}



Fig.8. Typical transconductance, T_j = 25 ˚C. $g_{fs} = f(I_D)$; conditions: V_{DS} = 25 V



Fig.6. Typical on-state resistance, T_j = 25 ˚C. $R_{DS(ON)} = f(I_D)$; parameter V_{GS}



Fig.9. Normalised drain-source on-state resistance. $a = R_{DS(ON)}/R_{DS(ON)25\,^{\circ}C} = f(T_j)$; I_D = 8.5 A; V_{GS} = 5 V



Fig.7. Typical transfer characteristics. $I_D = f(V_{GS})$; conditions: V_{DS} = 25 V; parameter T_j



Fig.10. Gate threshold voltage. $V_{GS(TO)} = f(T_j)$; conditions: I_D = 1 mA; $V_{DS} = V_{GS}$



Fig.11. Sub-threshold drain current.
$I_D = f(V_{GS})$; conditions: T_j = 25 ˚C; $V_{DS} = V_{GS}$



Fig.14. Typical reverse diode current.
$I_F = f(V_{SDS})$; conditions: V_{GS} = 0 V; parameter T_j



Fig.12. Typical capacitances, C_{iss}, C_{oss}, C_{rss}.
$C = f(V_{DS})$; conditions: V_{GS} = 0 V; f = 1 MHz



Fig.15. Normalised avalanche energy rating.
W_{DSS}% = f(T_{hs}); conditions: I_D = 14 A



Fig.13. Typical turn-on gate-charge characteristics.
V_{GS} = f(Q_G); conditions: I_D = 14 A; parameter V_{DS}



Fig.16. Avalanche energy test circuit.
$W_{DSS} = 0.5 \cdot LI_D^2 \cdot BV_{DSS}/(BV_{DSS} - V_{DD})$

MECHANICAL DATA

Dimensions in mm

Net Mass: 2 g



Fig.17. SOT186; The seating plane is electrically isolated from all terminals.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for F-pack envelopes.
3. Epoxy meets UL94 V0 at 1/8".

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

1) Level: Format Error
   Message: Page break required with Keep enabled
   Location: Document Body